xc2c128-7VQG100C

CPLD, –0.5 to 2.0 V, xc2c128-7VQG100C, QFP100, Xilinx

Rated 5 Rating 5 | reviews | Write a review

Price:: US $4.00~10.00 / piece [Get Latest Price]

Reference price:

Qty (lots)	Price/lot
	US $4.00~10.00

PartNumber:: xc2c128-7VQG100C

Brand:: Xilinx, Inc - Xilinx | Pack: QFP | D/C: 11+

Availability:: Supply Ability: 10000/Week Can Ship Immediately
Delivery: 10-15 Business Days (ships out within 3 Business days)

Quantity:: piece

Total Price:: US $0

Place Order via Escrow Service

Sold By

Mr. fisher's store

(China (Mainland))

add to my favourite

100% Positive feedback

Detailed seller ratings

Visit Store

Contact Now

Esrcow Service

Place orders confidently and securely via it

Safe payments
Quick and easy transactions
Free service charges

Learn More >>

Previous Next

Products Upload time: 2012-05-04

From Other Seller

Part Number:xc2c128-7VQG100C
US $4.00 - 10.00
EKXG401ELL6R8MJ16S

US $5.00 - 5.00 / Piece
(0) Remove
TMS320C6414TBGLZA7

US $58.00 - 65.00 / Piece
(0) Remove
Quantity:

piece

Product Summary

The xc2c128-7VQG100C is a CPLD. It delivers the high speed and ease of use associated with the XC9500/XL/XV CPLD family with the extremely low power versatility of the XPLA3 family in a single CPLD. This means that the xc2c128-7VQG100C can be used for high-speed data communications/computing systems and leading edge portable products, with the added benefit of In System Programming. Low power consumption and high-speed operation are combined into a single family that is easy to use and cost effective. Clocking techniques and other power saving features extend the users’ power budget.

Parametrics

xc2c128-7VQG100C absolute maximum ratings: (1)VCC, Supply voltage relative to GND: –0.5 to 2.0 V; (2)VI, Input voltage relative to GND: –0.5 to 4.0 V; (3)TJ, Maximum junction temperature: –40 to 150℃; (4)TSTR, Storage temperature: –65 to 150℃.

Features

xc2c128-7VQG100C features: (1)Fastest in system programming; (2)On-The-Fly Reconfiguration (OTF); (3)IEEE1149.1 JTAG Boundary Scan Test; (4)Optional Schmitt trigger input (per pin); (5)Multiple I/O banks on all devices; (6)Unsurpassed low power management; (7)DataGATE external signal control; (8)Global signal options with macrocell control; (9)Abundant product term clocks, output enables and set/resets; (10)Efficient control term clocks, output enables and set/resets for each macrocell and shared across function blocks.